Abstract -A simple algebraic approach to synthesis Fibonacci Switched Capacitor Converters (SCC) was developed. The proposed approach reduces the power losses by increasing the number of target voltages. The synthesized Fibonacci SCC is compatible with the binary SCC and uses the same switch network. This feature is unique, since it provides the option to switch between the binary and Fibonacci target voltages, increasing thereby the resolution of attainable conversion ratios. The theoretical results were verified by experiments.
INTRODUCTION
Among the many challenges of power management design of modern VLSI circuits, is the need to supply, from a single input voltage, different voltages to different parts of the chip. One of the techniques that meets the above requirement is the Switched Capacitor Converters (hereinafter SCC for both singular and plural), which are often referred to as charge pumps. SCC are also used as standalone power converters for low-power application.
It is well known that the SCC exhibits high efficiency only when its output voltage Vo is very close to the target voltage VTRG=M•Vin, where M is the no-load conversion ratio. The SCC efficiency can be approximated by η=Vo/VTRG and decreases when the SCC is loaded. This efficiency drop is due to the inherent power losses, which can be modeled by an equivalent circuit ( Fig. 1 ) that includes the target voltage source VTRG and a single equivalent resistor Req. This resistor represents the losses due to power dissipation in switch resistances and capacitors' ESR [1] . The simplified model of Fig. 1 does not take into account losses due to gate drives, leakage current and other parasitic effects which are not addressed in this work. Neglecting the parasitic effects, high efficiency is obtained if the equivalent resistor is small. In this case Vo will be very close to VTRG. In many applications there is a need to maintain a constant output voltage under input voltage variations or to provide different output voltages for different operational modes of a VLSI device. Such a voltage control can be accomplished by adjusting Req or M or both the parameters [2] . The highest efficiency will be obtained if Req is kept as small as possible and M is changed as required. This, however, is a difficult problem since M depends on the SCC topologies and can take only discrete values. The attempts to introduce multiple values of M have resulted hitherto in a large number of capacitors and switches that increase the power losses.
An effective way to realize many target voltages is the binary SCC [3] , [4] that exhibits a binary resolution. That is, for n capacitors the number of target voltages will be 2 n -1 with a resolution of 1/2 n . This binary behavior is depicted by solid line in Fig. 2 for n = 3, while the values on the x-axis represent the binary conversion ratios. The objective of this study was to introduce additional target voltages to the binary SCC without adding capacitors or switches. The dashed line in Fig. 2 depicts the additional efficiency peaks, which are obtained by the insertion of the proposed Fibonacci target voltages between their binary counterparts.
II. SIGNED FIBONACCI REPRESENTATION
The proposed approach to synthesis a Fibonacci SCC is based on the novel number system described in this section. [5] - [9] any integer number N in the range (1, Fn+2) can be represented uniquely as a sum of distinct Fibonacci numbers. The main difference between the Zeckendorf representation and its binary counterpart is that the Z-code does not comprise two adjacent "1"s as shown in Table I . 
where A0 can take the values of 0 or 1; Aj takes any of the three values −1, 0, 1; and n sets the resolution. Unlike the Zeckendorf representation, a number of different SFN codes represent a single Mn value, for example:
These different codes can be obtained by the spawning rule, which is based on the identity 2Fi = Fi +1 +Fi-2. This identity states in fact that addition of two "1"s in the Fibonacci code induces two carries. One goes one bit left, while the other goes two bits right.
A rule for spawning the SFN codes:
This procedure is iterative and starts with the Z-code of Mn. Skipping the zeros from the left add "1" to first Aj = 1. This will turn Aj to "0" and induce two carries. To keep the original Mn value add "−1" to the resulting Aj = 0 and generate thereby a new SFN code. The procedure is repeated for all Aj = 1 in the original code and for all Aj = 1 in each new SFN code.
Corollary 1: For a resolution n, the minimum number of SFB codes for a given Mn is n + 1. This is because each of the "1"s in the Z-code with resolution n produces a new SFB code and two carries. Further iterations cause the carries to propagate, so that each "0" in the Z-code is turned to "1", which is also operated on to spawn a new code. So, the minimum number of codes is the original code plus n that is, n +1.
Corollary 2:
Each Aj = 1 in either the Z-code or spawned SFB code yields at least one Aj =−1 in the same position j of another SFB code. This is because the spawning procedure involves the substitution of a "1" by "−1".
The example in Fig. 3 shows how three different SFN codes for M3=3/5 are spawned from the Z-code {0 1 0 0}. Note that operating A3=1 in the code {1 -1 0 1} leads to the overflow, which can be disregarded since F0/F5=0. Another overflow takes place when "1" is added to A2 =1 in the code {1 -1 1 -1}. Since F1/F5=1/5 we add "1" to A3=−1 and obtain "0". The SFB codes for other Mn, n = 1…3 are summarized in Table II . 
III. TRANSLATING THE SFN CODES TO SCC TOPOLOGIES
The rules for translating the SFN codes into SCC topologies follow the rules given in [3] , [4] . Consider a step-down SCC including a voltage source Vin, a set of n flying capacitors Cj and output capacitor Co, which is paralleled with load Ro. Let us assume that under the steady-state condition all the capacitors in the topologies of Fig. 3 are charged to constant, but unknown voltages V1, V2, V3, and Vo. To find these voltages we apply Kirchhoff's Voltage Law (KVL) to each topology which leads to a system of four linear equations:
Solving (3) (3) is solvable it should also be solvable if Vin and Vo are interchanged. This means switching the input and output and in fact, turning the step-down SCC to a step-up SCC. The solution of (4) binary SCC for the same resolution n = 1…3, which should improve the efficiency as depicted in Fig. 2 .
IV. EXPERIMENTAL RESULTS
The experimental setup (Fig. 4) followed the same design as in [3] , [4] and was built around the bidirectional switches with an on-resistance of 1.2Ω, while C1=C2=C3=4.7μF, Co=470μF, and Vin=5V. The time slot allotted for each topology was 5μs. The output voltage was measured for Ro=300Ω and Ro=100Ω and shown in Fig. 5(a) by solid and dashed line respectively. The SCC efficiency is presented in Fig. 5(b) , for Ro=300Ω (diamonds) and Ro=100Ω (squares). 
V. CONCLUSIONS AND DISCUSSION
A new SFN representation was derived from the Fibonacci number system. Based on the SFN representation, a simple algebraic approach to synthesis Fibonacci SCC is developed. This new class of SCC can be considered as computational hardware that solves a system of linear equations defined by the SFN codes. The main feature of the proposed SCC is the compatibility with the binary SCC that allows one to approximately double the number of the target voltages. This would reduce losses in regulated SCC where the output is maintained at a constant voltage under load and input voltage variations. The multi-target feature would also be beneficial in cases when the output voltage of the SCC need to be adjusted to different levels.
